Abstract. In this paper, we present a run-time task migration scheme for an adjustable/reconfigurable issue-slots very long instruction word (VLIW) multi-core processor. The processor has four 2-issue ρ-VEX VLIW cores that can be merged together to form larger issue-width cores. With a task migration scheme, a code running on a core can be shifted to a larger or a smaller issue-width core for increasing the performance or reducing the power consumption of the whole system, respectively. All the cores can be utilized in an efficient manner, as a core needed for a specific job can be freed at run-time by shifting its running code to another core. The task migration scheme is realized with the implementation of interrupts on the ρ-VEX cores. The design is implemented in a Xilinx Virtex-6 FPGA. With different benchmarks, we demonstrate that migrating a task running on a smaller issue-width core to a larger issuewidth core at run-time results in a considerable performance gain (up to 3.6x). Similarly, gating off one, two, three, or four cores can reduce the dynamic power consumption of the whole system by 24%, 42%, 61%, or 81%, respectively.
Introduction
Reconfigurable processors have filled the gap between general-purpose (GP) cores and application-specific integrated circuits (ASICs) in such a way that higher performance can be achieved without losing flexibility. A softcore processor is a processor that can be parameterized at design time and/or reconfigured at run-time when implemented in a field-programmable gate array (FPGA). It provides an efficient way to adapt to large number of applications.
The [4] . A fair task distribution results in lower power consumption in all cores, lower network and memory traffic, and lower heating of the overall system. In case of a fault at a core, its running code can be migrated to another core as well. We utilize the task migration for possible improvement in performance, workload balancing, and power reduction. Figure 1 depicts the timeline for a task migration example. At a time instance, core1, a 2-issue core is running task1 and requires time t1 to finish the task. Core2, which is a 4-issue core is running task2 and requires time t2 to finish the task. At t2, core2 is free, and in a time Δt, task1 can be migrated from core1 to core2. Since core2 is a larger issue-width core, it can boost the performance and hence finishes task1 at t3 < t1. Similarly, shifting from a larger issue-width core to a smaller issue-width core at run-time and turning off the larger issue-width core can reduce the power consumption of the overall system.
We first present the design and implementation of the interrupts system. The interrupts system is parameterized to support different applications. Parameters include the number of interrupt vectors, the interrupt priority for each vector, and the interrupt service routine (ISR) location address in the instruction memory. We implemented the interrupts in an reconfigurable issue-slots multi-core processor [3] . The processor has four 2-issue cores. Each core can be run independently. Multiple 2-issue cores can be combined to make a larger issue-width core. Building on the interrupts system, we developed a mechanism for task switching or task migration between different cores when these cores are combined or split for increasing the performance or reducing the dynamic power of the system. Because different issue-width VLIW cores require different codes, we assume that different code versions are available with defined switching points.
The contribution of the paper is summarized as follows:
-design and implementation of the interrupts system tailored for the ρ-VEX VLIW processor; -setting run-time adaptation of the issue-slots by utilizing the ρ-VEX processors with interrupts in a reconfigurable issue-slots multi-core processor; 
